

Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7






Figure 8

(Figures)





General Purpose Register File TPU State Control Registers

Figure 9

(Figures)




Figure 10

Logical Operation




Figure 11





Figure 12






Figure 14






Figure 15





38

Figure 16




Figure 17

٤




Figure 18




Figure 19

ţ.




Figure 20

ť




Figure 21

Ċ




Figure 22




Figure 23A




Figure 23B




Figure 24A




Figure 24B




Figure 25

SOC Block Diagram




Figure 26